Therefore, to reduce the power during active state, we can only use clock gating at architectural level. This can be achieved based on the traffic pattern. For transfers which are carried out in ...